<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0" xml:base="http://www.imechanica.org" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
 <title>iMechanica - ES 240 Project: Stress in Flip-Chip Solder Bumps due to Semiconductor Die Warpage - Comments</title>
 <link>http://www.imechanica.org/node/4286</link>
 <description>Comments for &quot;ES 240 Project: Stress in Flip-Chip Solder Bumps due to Semiconductor Die Warpage&quot;</description>
 <language>en</language>
<item>
 <title>Interesting project about an important issue of microelectronics</title>
 <link>http://www.imechanica.org/node/4286#comment-9167</link>
 <description>&lt;p&gt;Normal&lt;br /&gt;
0&lt;/p&gt;
&lt;p&gt;false&lt;br /&gt;
false&lt;br /&gt;
false&lt;/p&gt;
&lt;p&gt;MicrosoftInternetExplorer4&lt;/p&gt;
&lt;p&gt;&lt;object classid=&quot;38481807-CA0E-42D2-BF39-B33AF135CC4D&quot; id=&quot;ieooui&quot;&gt;&lt;br /&gt;
&lt;/object&gt;&lt;/p&gt;
&lt;p&gt;st1\:*{behavior:url(#ieooui) }st2\:*{behavior:url(#ieooui) }&lt;/p&gt;
&lt;p&gt;/* Style Definitions */&lt;br /&gt;
table.MsoNormalTable&lt;br /&gt;
{mso-style-name:&quot;Table Normal&quot;;&lt;br /&gt;
mso-tstyle-rowband-size:0;&lt;br /&gt;
mso-tstyle-colband-size:0;&lt;br /&gt;
mso-style-noshow:yes;&lt;br /&gt;
mso-style-parent:&quot;&quot;;&lt;br /&gt;
mso-padding-alt:0in 5.4pt 0in 5.4pt;&lt;br /&gt;
mso-para-margin:0in;&lt;br /&gt;
mso-para-margin-bottom:.0001pt;&lt;br /&gt;
mso-pagination:widow-orphan;&lt;br /&gt;
font-size:10.0pt;&lt;br /&gt;
font-family:&quot;Times New Roman&quot;;&lt;br /&gt;
mso-fareast-font-family:&quot;Times New Roman&quot;;&lt;br /&gt;
mso-ansi-language:#0400;&lt;br /&gt;
mso-fareast-language:#0400;&lt;br /&gt;
mso-bidi-language:#0400;}&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;It&amp;rsquo;s an interesting project that studies one of the&lt;br /&gt;
important issues of microelectronic devices. It would be great to see how the&lt;br /&gt;
thermal stress profile will appear with temperature change during operation. I&lt;br /&gt;
have a couple of comments from one of the reference in the proposal [1] and&lt;br /&gt;
would like to suggest two potentially interesting references [2-3].&lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;&amp;nbsp;&lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;According to the paper by Prof. Tu, electromigration is&lt;br /&gt;
enhanced by tension but retarded by compression at the cathode and it is vice&lt;br /&gt;
versa at the anode. So, he suggests that &amp;ldquo;a favorable condition should be the&lt;br /&gt;
electron current entering the joint from the compression region and leaving&lt;br /&gt;
from the tension region.&amp;rdquo; [1] Thus, it would be interesting to find the tension&lt;br /&gt;
and compression regions at both cathode and anodes from the numerical&lt;br /&gt;
calculation which can be potentially useful for utilizing the effects that the&lt;br /&gt;
author mentioned. In addition, as the author mentioned, it would be also&lt;br /&gt;
interesting how the back stress, which can be built up in a flip chip solder&lt;br /&gt;
joint for the case of underfill, may interact with thermal shear stress. &lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;&amp;nbsp;&lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;As I search literatures about thermal stress in&lt;br /&gt;
solder-joint, I found two papers which can be helpful references. Wu et al. studied&lt;br /&gt;
the thermal stress in a Sn3.5AgCu half-bump solder joint under a&lt;br /&gt;
current stressing [2]. They reported substantial thermal stress accumulation around&lt;br /&gt;
the Al-to-solder interface, with a maximum stress of 138 MPa and the stress&lt;br /&gt;
gradient in the Ni layer of 1.67&lt;/span&gt;&lt;span&gt;&lt;span&gt;&amp;acute;&lt;/span&gt;&lt;/span&gt;&lt;span&gt;1013 Pa/m resulting in a&lt;br /&gt;
stress migration force of 1.82&lt;/span&gt;&lt;span&gt;&lt;span&gt;&amp;acute;&lt;/span&gt;&lt;/span&gt;&lt;span&gt;10&amp;minus;16 N, which is&lt;br /&gt;
comparable to the electromigration force, 2.82&lt;/span&gt;&lt;span&gt;&lt;span&gt;&amp;acute;&lt;/span&gt;&lt;/span&gt;&lt;span&gt;10&amp;minus;16 N. In addition, Liu&lt;br /&gt;
et al. did 3D modeling of electromigration in IC device and solder joint (SnPb and SnAgCu lead-free solder materials) under the&lt;br /&gt;
combination of high current density, thermal load and mechanical load [3]. They&lt;br /&gt;
calculated the temperature, stress, atomic flux distribution in a packaging and&lt;br /&gt;
predicted void formation. &lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;&amp;nbsp;&lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;As a last comment, after doing thermal stress calculation, if&lt;br /&gt;
possible, it would be great to compare the numerical analysis result with the&lt;br /&gt;
experimental result for better understanding of the phenomena happening in the&lt;br /&gt;
flip-chip solder bumps during operation.&lt;span&gt;&amp;nbsp;&lt;br /&gt;
&lt;/span&gt;&lt;span&gt;&amp;nbsp;&lt;/span&gt;&lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;&amp;nbsp;&lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;strong&gt;&lt;span&gt;References&lt;/span&gt;&lt;/strong&gt;&lt;span&gt;&lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;&amp;nbsp;&lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;[1] K. N. Tu, &amp;ldquo;Recent advances on&lt;br /&gt;
electromigration in very-large-scale integration of interconnects&amp;rdquo;, J. Appl.&lt;br /&gt;
Phys. 94, 5451 (2003).&lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;&amp;nbsp;&lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;[2] B. Y. Wu, Y. C.&lt;br /&gt;
Chan, and H. W. Zhong, M. O. Alam, J. K. L. Lai,&lt;span&gt; &amp;ldquo;Study of the thermal stress in a Pb-free half-bump solder joint under&lt;br /&gt;
current stressing&amp;rdquo;, Appl. Phys. Lett. 90&lt;/span&gt;, 232112 (2007).&lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;&amp;nbsp;&lt;/span&gt;
&lt;/p&gt;
&lt;p class=&quot;MsoNormal&quot;&gt;
&lt;span&gt;[3] Y. Liu, L. Liang, S. Irving, T. Luk &amp;ldquo;3D Modeling of electromigration&lt;br /&gt;
combined with thermal&amp;ndash;mechanical effect for IC device and package&amp;rdquo;,&lt;br /&gt;
Microelectron. Reliab. 48, 811 (2008).&lt;span&gt;&lt;/span&gt;&lt;/span&gt;
&lt;/p&gt;
&lt;p&gt;&lt;font size=&quot;3&quot;&gt;&lt;font face=&quot;Times New Roman&quot;&gt;&lt;/font&gt;&lt;/font&gt;&lt;/p&gt;
&lt;br class=&quot;clear&quot; /&gt;</description>
 <pubDate>Tue, 18 Nov 2008 11:12:59 -0500</pubDate>
 <dc:creator>Sung Hoon Kang</dc:creator>
 <guid isPermaLink="false">comment 9167 at http://www.imechanica.org</guid>
</item>
<item>
 <title>Great Idea</title>
 <link>http://www.imechanica.org/node/4286#comment-9154</link>
 <description>&lt;p&gt;
Matt,
&lt;/p&gt;
&lt;p&gt;
This sounds very interesting; I wasn&amp;#39;t aware that this sort of force was generated in traces.&amp;nbsp; While I know relatively little about the area, you may benefit from the following two experimental papers.&amp;nbsp; You could try to reproduce their results numerically if you want to perform a sanity check on your results.&amp;nbsp; It might be valuable to vet your approach with real-world results.&lt;/p&gt;
&lt;p&gt;-Tom &lt;/p&gt;
&lt;p&gt;&amp;nbsp;&lt;a href=&quot;http://link.aip.org/link/?JAPIAU/73/3790/1&quot; target=&quot;_blank&quot;&gt;http://link.aip.org/link/?JAPIAU/73/3790/1&lt;/a&gt; &lt;/p&gt;
&lt;p&gt;&amp;nbsp;&lt;a href=&quot;http://link.aip.org/link/?APPLAB/74/2945/1&quot; target=&quot;_blank&quot;&gt;http://link.aip.org/link/?APPLAB/74/2945/1&lt;br /&gt;
&lt;/a&gt;
&lt;/p&gt;
&lt;br class=&quot;clear&quot; /&gt;</description>
 <pubDate>Mon, 17 Nov 2008 23:07:14 -0500</pubDate>
 <dc:creator>milnes</dc:creator>
 <guid isPermaLink="false">comment 9154 at http://www.imechanica.org</guid>
</item>
<item>
 <title>ES 240 Project: Stress in Flip-Chip Solder Bumps due to Semiconductor Die Warpage</title>
 <link>http://www.imechanica.org/node/4286</link>
 <description>&lt;p&gt;Please see the attached file for details.&lt;/p&gt;
&lt;br class=&quot;clear&quot; /&gt;</description>
 <comments>http://www.imechanica.org/node/4286#comments</comments>
 <category domain="http://www.imechanica.org/taxonomy/term/176">ES 240</category>
 <category domain="http://www.imechanica.org/taxonomy/term/2739">Fall 2008</category>
 <category domain="http://www.imechanica.org/taxonomy/term/307">project</category>
 <category domain="http://www.imechanica.org/taxonomy/term/179">solid mechanics</category>
 <enclosure url="http://www.imechanica.org/files/Project Proposal.doc" length="216064" type="application/msword" />
 <pubDate>Tue, 11 Nov 2008 18:49:01 -0500</pubDate>
 <dc:creator>Matt Pharr</dc:creator>
 <guid isPermaLink="false">4286 at http://www.imechanica.org</guid>
</item>
</channel>
</rss>

